VIRTUAL TESTING METHOD FOR STATIC ADC NON-LINEARITY – RSD CYCLIC A/D CONVERTER CASE

• Abstract:

  One of the recent approaches to test A/D converter performance is the so-called Servo-Loop Method. This method is aimed at the non-linearity extraction of static ADC transfer curve. In this paper, we prove an advanced Servo-Loop version focusing on behavioral and transistorlevel example of the Residual Signed Digit (RSD) cyclic A/D converter design. The background of the considered Servo-Loop version was proposed. In this paper, we establish a Virtual Testing Environment (VTE) built on Verilog-A implementation of the Servo-Loop unit fully integrated into Cadence design environment. Powerful capabilities of the proposed VTE were successfully confirmed by a large set of behavioral and transistor-level simulations in Spectre.
• Keywords:

  A/D converter testing, servo-loop method, cyclic RSD A/D converter
• Download:

  IMEKO-WC-2009-TC4-174.pdf
• DOI:

  _unreg_wc-2009.174

Event details: